W -SB.
When an FPGA is used to realize a specified Boolean function, the pins used to realize the Boolean function are partitioned into groups (called nets). Then the pins in each group are connected together to form a real net by using available wire segments and switches in both C-boxes and S-boxes; different nets are disconnected. The latter process is referred to as a routing. Conventionally, the routing process is divided into two subsequent steps, global routing and detailed routing. In this paper, we simply use the term of global routing to specify the connection topologies for all nets. The detailed routing decides the exact assignment of wire segments and switches ‡ Partially supported by the NSERC and the Alberta Research Excellence Envelope. used to materialize the complete routing. As the connectivity within C-boxes is complete, the routability of the entire chip is fully dependent on the structure and connectivity of the Sboxes [1, 2, 3, 4, 7, 8, 9, 11, 12, 10] . Routability justification of an FPGA chip is always a tough job which is done usually by experiments as the results are router and benchmarks dependent.
In order to complete a detailed routing for the entire chip, the notion of a so-called greedy routing architecture has been addressed [9, 10, 12] . The approach starts the detailed routing from a pre-specified S-box. Then routings of adjacent C-boxes are determined and serves as the predetermined side(s) of other neighboring (and unmapped) S-boxes. This process is repeated (propagated) until the entire chip routing is done. Depending on the propagation order (e.g., either spiral or snake-like [9, 10, 12] ), the process can be decomposed into a sequence of hside predetermined k-way S-box design problems for k
The Kernel
The Kernel fixed S-boxes, the FPGA chip is perfect mappable and contains the minimum number of switches.
In this paper, we focus on Problem (1) only. To judge a Sbox, [2] introduced the so called flexibility of a S-box which is the maximum number of switches joining one terminal in the S-box. Thus, it is desirable to design S-boxes which are mappable with h-side track fixed S-box, and have the minimum number switches as well as the minimum flexibility.
In [12] , the authors designed an optimum mappable with 1-side track fixed The S-box family constructed in [8] can be shown to be optimum and mappable. However, in this paper, we will show that it is possible to further improve upon those "optimum" Sboxes should we be allowed to adopt a different design style. The goal of this paper is to design S-boxes to replace the hside predetermined k-way S-boxes proposed in [8] with (1) fewer number of switches; (2) smaller flexibility; and (3) easy to detailed-route. Our idea is to design a S-box with two levels.
In Section 2, we provide the architecture of h-side extended k-way S-box for any 0 h k. According to this architecture, we are able to provide workable h-side predetermined 4-way S-boxes (0 h 4) in Section 3, and compare them with the h-side predetermined 4-way S-box presented in [8] . Section 4 is a conclusion.
II. THE EXTENDED SWITCH BOX ARCHITECTURE
Let k 
k, E is the set of switches.
We have developed a reduction design technique in [5] , that is, for any fixed k, any
, where all the unions are disjoint unions. In [6] 
IV. CONCLUSIONS
This is probably the first work giving the theoretic justification for designing multi-level (or multi-staged) S-boxes for improving FPGA mappability. In this paper, we have investigated the problem of optimum S-box designs for achieving a perfect mapping upon the entire chip. Such a mapping can be achieved using the greedy routing structure that can construct an optimum routing on the entire chip from local optimum routings around individual S-boxes.
To achieve such a goal, we have proposed a novel notion of extended switch box architecture which consists of a kernel and an extension level. Applying the reduction design technique for S-boxes, we can design all types of mappable S-boxes with significantly reduced number of switches and switching flexibilities. In particular, we have obtained a family of 4-way S-boxes which is the best in any aspect compared to other known 1-level S-boxes. These S-boxes can be used in the conventional FPGA chip (as shown in Fig.1 .) to achieve a perfect mappability on the entire chip applying the greedy routing schemes.
It is quite interesting to see that by adopting the proposed extended S-box design style, the switch density of an S-box can be significantly reduced in achieving the same routability compared to the conventional single-level based S-box designs. The results seem to point out a new avenue for designing new FPGA routing structures breaking beyond the conventional boundary between S-boxes and connection boxes (e.g. by merging the extension level of the proposed extended Sbox with the neighboring connection boxes). Meanwhile, the trade-offs between the number of manufactured switches and signal path delays attributed to the multi-level structures would be an important issue too. This will be our future focus of investigation.
We also note that the two-level construction of S-boxes provides more freedom for designers. We may not need full extension if we do not want perfect mappability, this way we will have various S-boxes for various purpose. We also point out that it is important to investigate Problem (2).
